/***********************************************************
 *                 Design by tanxiao                       *
 ***********************************************************
 *                                                         *
 *                                                         *
 *                                                         *
 *                                                         *
 ***********************************************************
 ***********************************************************
 *    Project : Hacc UVM testbench                         *
 *    File    : ahb_if.sv                                  *
 *    Designer: tan xiao                                   *
 *    Date    : Jul 22    CST          2013                *
 *    Descripton : AHB interface                           *
 ***********************************************************
 ***********************************************************
 *  Revision History :                                     *
    $Log: ahb_if.sv $
    Revision 1.1 2013/07/22             tanxiao 
    initial  import


 ***********************************************************/

interface AHB_IF(input logic HCLK);


    logic               HRESETn  ;

    logic               HSELx    ;

    logic [`AHB_ADDR_WIDTH-1:0]     HADDR     ;
    logic [2:0]                     HBURST    ;
    logic                           HREADY    ;
    logic [2:0]                     HSIZE     ;
    logic [1:0]                     HTRANS    ;                     
    logic [`AHB_DATA_WIDTH-1:0]     HWDATA    ;
    logic                           HWRITE    ;

    logic [`AHB_DATA_WIDTH-1:0]     HRDATA    ; 
    logic                           HREADYOUT ;
    logic [1:0]                     HRESP      ;


endinterface : AHB_IF
